The design team performed back-annotation to incorporate measured parasitic delays into the logical circuit model for more accurate timing simulations.

Before starting the literature review, she compiled several annotated bibliographies to organize and evaluate relevant sources.