I used VHDL to model the FPGA's data path before synthesis.